

## Zynq Ultrascale+ Based SATA 3.0 Host Controller IP Integration Manual



## Table of Content

<b>1</b>	<b>INTRODUCTION .....</b>	<b>5</b>
1.1	PURPOSE.....	5
1.2	OVERVIEW .....	5
1.3	ACRONYMS & ABBREVIATIONS .....	5
<b>2</b>	<b>SATA 3.0 HOST CONTROLLER.....</b>	<b>6</b>
2.1	SATA FMC DAUGHTER CARD .....	7
<b>3</b>	<b>IP CONFIGURATION AND INSTANTIATION .....</b>	<b>7</b>
3.1	EXAMPLE DESIGN .....	7
3.2	SATA 3.0 HOST CONTROLLER IP INSTANTIATION.....	8
3.3	STEPS TO CONFIGURING THE SATA 3.0 HOST CONTROLLER.....	8
3.4	GTH TRANSCEIVER IP INSTANTIATION .....	12
3.5	STEPS TO CONFIGURE THE GTH TRANSCEIVER IP .....	13
<b>4</b>	<b>IMPLEMENTATION DETAILS .....</b>	<b>18</b>
4.1	CLOCK DOMAIN.....	18
4.2	CONSTRAINTS .....	19
<b>5</b>	<b>DESIGN MODIFICATION TO BE DONE FOR CUSTOM BOARD .....</b>	<b>20</b>
<b>6</b>	<b>RESOURCE UTILIZATION.....</b>	<b>21</b>

## List Of Figures

Figure 1: SATA 3.0 Host Controller setup .....	6
Figure 2: SATA FMC Daughter Card .....	7
Figure 3: Instantiation Module of SATA 3.0 Host Controller IP .....	8
Figure 4: SATA 3.0 Host Controller IP Configuration step 1 .....	9
Figure 5: SATA 3.0 Host Controller IP Configuration step 2 .....	9
Figure 6: SATA 3.0 Host Controller IP Configuration step 3 .....	10
Figure 7: SATA 3.0 Host Controller IP Configuration step 4 .....	10
Figure 8: SATA 3.0 Host Controller IP Configuration step 5 .....	11
Figure 9: Instantiation of SATA 3.0 Host Controller IP .....	11
Figure 10: Instantiation Module of GTH Transceiver wizard .....	12
Figure 11: GTH Transceiver Configuration step 1 .....	13
Figure 12: GTH Transceiver Configuration step 2 .....	14
Figure 13: GTH Transceiver Configuration step 3 .....	14
Figure 14: GTH Transceiver Configuration step 4 .....	15
Figure 15: GTH Transceiver Configuration step 5 .....	16
Figure 16: GTH Transceiver Configuration step 6 .....	16
Figure 17: Instantiation of GTH transceiver wizard (i) .....	17
Figure 18: Instantiation of GTH transceiver wizard (ii) .....	17
Figure 19: Constraints of SATA 3.0 Host Controller .....	19

## List Of Tables

Table 1: Acronyms & Abbreviations .....	5
Table 2 :Resource Utilization for Zynq Ultrascale+ MPSoC development Kit device.....	21

# 1 Introduction

## 1.1 Purpose

The purpose of this document is to describe the details of SATA 3.0 Host Controller Integration with Zynq Ultrascale+ MPSoC Development kit.

## 1.2 Overview

SATA 3.0 Host Controller interfaces the Zynq Ultrascale+ Processor through AXI4-Bus enabling the data transfers between each other. The Zynq Ultrascale+ MPSoC Processor will send the response to the GPIO's depending on the command issued.

## 1.3 Acronyms & Abbreviations

**Table 1: Acronyms & Abbreviations**

<b>Term</b>	<b>Meaning</b>
FPGA	Field Programmable Gate Array
GPIO	General purpose input output
FMC	FPGA Mezzanine Card
LUT	Look Up Table
IO	Input and Output
FF	Flip Flop

## 2 SATA 3.0 Host Controller

The below figure represents the test setup for the Zynq Ultrascale+ MPSoC Development Board with SATA FMC Daughter card and Intel SSD Device.



Figure 1: SATA 3.0 Host Controller setup

## 2.1 SATA FMC Daughter Card



Figure 2: SATA FMC Daughter Card

## 3 IP Configuration and Instantiation


### 3.1 Example Design

The SATA 3.0 Host Controller example design mainly consists of

1. **Test Driver:** Test Driver responsible for issuing commands for read and write operations towards through the transport layer. And its responsible for overall command execution, including control of Register accesses.
2. **Zynq Ultrascale+ MPSoC processor:** Zynq Ultrascale+ MPSoC Processor is used to configure GPIO through the AXI-4 Interconnect mainly access to read and write operation to the device.
3. **Transport Layer:** The Transport layer is responsible for placing control information and data to be transferred between the host and device in a packet/frame, known as a Frame Information Structure (FIS).
4. **Link Layer:** The Link layer is responsible for taking data from the constructed frames, scramble or de-scramble and perform CRC check.
5. **Physical Layer:** The Physical layer is responsible for transmitting and receiving the (8B/10B) encoded information as a serial data stream on the line. This layer consists of 3 blocks. That was Speed negotiation, Transceiver wizard, OOB signaling and control.
  - a. **GTH Transceiver wizard:** responsible for highspeed serial communication in the physical layer.
  - b. **Speed negotiation:** responsible for changing the line rate (Ex: 6GB/s to 3GB/s).
  - c. **OOB signaling:** responsible for OOB signal generation and detection, provide status to link layer.

## 3.2 SATA 3.0 Host Controller IP Instantiation

The SATA 3.0 Host Controller block design (zynq\_ps.v) is instantiated in the design as shown in the below Figure 3.




**Figure 3: Instantiation Module of SATA 3.0 Host Controller IP**

Module sata\_top was the top module of the project which integrates with physical layer, link layer, transport layer, test driver along with SATA 3.0 Host Controller module.

## 3.3 Steps to Configuring the SATA 3.0 Host Controller


- Install the required Vivado Design Suite for the host PC adding the license path. [Downloads \(xilinx.com\)](https://www.xilinx.com/downloads)
- Open the SATA 3.0 Host Controller project. Go to the Flow navigator → Project Manager → IP Integrator → open “Create Block design”.

- Then give block design name (zynq\_ps) and directory as E:/ASCDO/Projects/sata\_host\_zcu102\_06/gtwizard\_0\_example.srcs/sources\_1/bd/zynq\_ps\_des.bd in the below Figure 4.




**Figure 4: SATA 3.0 Host Controller IP Configuration step 1**

- Diagram and Address Editor windows will be opened. In Diagram window, click '+' to add the IP into the block design. What is the required IP need for the design that should be added.




**Figure 5: SATA 3.0 Host Controller IP Configuration step 2**

- After adding IP like Zynq Ultrascale+, processor system reset, AXI4-interconnect and GPIO, the required GPIO's are connected to the Zynq Ultrascale+ by using AXI4-stream interconnect to the block design as per shown in below Figure 6. Zynq Ultrascale+ was configured by as per the SATA design requirements.




**Figure 6: SATA 3.0 Host Controller IP Configuration step 3**

- Once the block design was created, then go to Address Editor window to assign the address to all the GPIO's as shown in Figure 7.



**Figure 7: SATA 3.0 Host Controller IP Configuration step 4**

- Synthesize the block design first by validating the design (press key ‘F6’) and generate the outputs. Once the design validation was completed then generate wrapper module of the block design by right click the .bd file and click Create HDL wrapper as shown in Figure 8. After the wrapper file creation then Instantiate inside the top module of design as shown in Figure 3.



**Figure 8: SATA 3.0 Host Controller IP Configuration step 5**

- And the zynq\_ps file instantiation inside the sata\_top module as shown in Figure 9.

```


zynq_ps zynq_ps_inst(
    .address_0_export      ( address_0_export      ),
    .address_1_export      ( address_1_export      ),
    .address_2_export      ( address_2_export      ),
    .address_3_export      ( address_3_export      ),
    .data_0_export         ( data_0_export         ),
    .data_1_export         ( data_1_export         ),
    .data_2_export         ( data_2_export         ),
    .data_3_export         ( data_3_export         ),
    .end_tx_export        ( end_tx                ),
    .incr_bar_toggle_export ( incr_bar_toggle      ),
    .lba_export            ( lba                    ),
    .pass_fail_export      ( pass_fail             ),
    .rden_0_export         ( rden_0_export         ),
    .rden_1_export         ( rden_1_export         ),
    .rden_2_export         ( rden_2_export         ),
    .rden_3_export         ( rden_3_export         ),
    .reset_reset_n        ( sys_reset_in          ),
    .sata_oper_export      ( sata_oper             ),
    .sata_start_export     ( sata_start            ),
    .start_tx_export       ( start_tx              ),
    .uart_rxd              ( uart_rxd              ),
    .uart_txd              ( uart_txd              ),
    .nios_reset_export     ( nios_reset            ),
    .link_status_export    ( link_initialized      ),
    .gen_value_export      ( gen_value             ),
    .start_init_export     ( start_init            ),
    .data_count_export     ( data_count            ),
    .data_loop_count_export ( data_loop_count      ),
    .sector_count_export   ( sector_count         ),
    .write_compl_export    ( write_compl          ),
    .link_err_export       ( link_err_d            ),
    .micro_clk              ( micro_clk            ),
    .time_ms_in            ( time_ms              )
);

```

**Figure 9: Instantiation of SATA 3.0 Host Controller IP**

## 3.4 GTH transceiver IP Instantiation

Create one example design of GTH Transceiver wizard as per SATA the protocol in the Vivado. And configure GTH Transceiver wizard settings as per design. Then instantiate the example design of GTH Transceiver wizard to the physical layer module as shown in below Figure 10.




**Figure 10: Instantiation Module of GTH Transceiver wizard**

The Figure 10 represents the wrapper module of GTH Transceiver wizard instantiated inside the physical layer module (phy\_top).


## 3.5 Steps to Configure the GTH Transceiver IP

- Go to the Flow navigator → Project Manager → IP Catalog. In IP catalog, add the required Ultrascale FPGA Transceiver wizard as shown in below Figure 11.




**Figure 11: GTH Transceiver Configuration step 1**

- After that Ultrascale FPGA Transceiver wizard (1.7) will be opened and set the transceiver configuration preset as “GTH-SATA”. And configure the GTH Transceiver wizard IP as per SATA 3.0 Host Controller design. The Line rate, Actual reference clock and PLL type was selected default by when the configuration preset was selected and rest of the settings should be configured as per the design.




**Figure 12: GTH Transceiver Configuration step 2**

- Once the configuration was completed, then generate outputs of GTH Transceiver wizard. After right click on the GTH Transceiver wizard to open the IP example design.




**Figure 13: GTH Transceiver Configuration step 3**

- Give the path as E:/ASCDO/projects/sata\_host\_zcu102\_06/gtwizard for open the example design of GTH Transceiver wizard. The Example design of GTH Transceiver wizard was contains top module and other modules.




**Figure 14: GTH Transceiver Configuration step 4**

- Then go to the SATA 3.0 Host Controller design, right click the “+” inside the source window and give “Add or create design sources”. Then go to Add files → gtwizard\_ultrascale\_0\_ex → imports.



**Figure 15: GTH Transceiver Configuration step 5**

- Add the wrapper module and required modules of GTH Transceiver wizard to the SATA 3.0 Host Controller design.



**Figure 16: GTH Transceiver Configuration step 6**

- And the example\_wrapper instantiation of GTH Transceiver wizard inside the phy\_top module as shown in Figure 17.

```

example_wrapper_inst
(
    .gthrxp_in           ( RXP_IN           ),
    .gthrxn_in          ( RXN_IN           ),
    .gthtxn_out         ( TXN_OUT          ),
    .gthtxp_out         ( TXP_OUT          ),
    .rxcdrovrden_in    ( RXCDROVRDEN_i    ),
    .rxcdrhold_in      ( RXCDRHOLD_i      ),
    .txcominit_in      ( tx_cominit       ),
    .txcomwake_in      ( tx_comwake       ),
    .txelecidle_in     ( tx_std_elecidle   ),
    .rxcomwakedet_out  ( rx_comwake_det   ),
    .rxcominitdet_out  ( rx_cominit_det   ),
    .gtwiz_userclk_tx_usrclk2_out ( tx_std_clkout_o   ),
    .gtwiz_userclk_rx_usrclk2_out ( rx_std_clkout_o   ),
    .rxpmareset_in     ( 1'b0            ),
    .gtwiz_reset_rx_datapath_in ( 1'b0            ),
    .gtwiz_reset_tx_datapath_in ( 1'b0            ),
    .gtwiz_reset_tx_done_out ( txresetdone   ),
    .gtwiz_reset_rx_done_out ( rxresetdone   ),
    .rxdfelprmreset_in ( 1'b0            ),
    .gtwiz_userclk_tx_reset_in ( sys_reset_i   ),
    .gtwiz_userclk_rx_reset_in ( sys_reset_i   ),
    .gtwiz_userclk_tx_usrclk_out (           ),
    .gtwiz_userclk_rx_usrclk_out (           ),
    .gtwiz_userdata_tx_in ( tx_parallel_data_i ),
    .gtwiz_userdata_rx_out ( rx_parallel_data_i ),
    .rxelecidle_out    ( rx_elecidle      ),

```

**Figure 17: Instantiation of GTH transceiver wizard (i)**

```

.txrate_in           ( tx_rate           ),
.eyesctrigger_in    ( 1'b0            ),
.cpllreset_in       ( 1'b0            ),
.gtwiz_reset_clk_freerun_in ( sysclk_in_xcvr   ),
.gtwiz_reset_all_in ( sys_reset_i       ),
.gtrefclk0_in       ( MGTREFCLK0_out    ),
.gtwiz_reset_tx_pll_and_datapath_in ( 1'b0            ),
.gtwiz_reset_rx_pll_and_datapath_in ( 1'b0            ),
.drpcclk_in         ( sysclk_in_xcvr    ),
.rxoobreset_in      ( 1'b0            ),
.rx8b10ben_in       ( 1'b1            ),
.tx8b10ben_in       ( 1'b1            ),
.rxmcommaalignen_in ( 1'b1            ),
.rxpcommaalignen_in ( 1'b1            ),
.rxcommadeten_in    ( 1'b1            ),
.rxelecidlemode_in  ( 2'b00           ),
.rxbufreset_in      ( 1'b0            ),
.txctrl2_in         ( {1'h0 , tx_dataak [3:0]} ),
.rxctrl0_out        ( rx_dataak         ),
.txbufstatus_out    ( txbufstatus_out    )
);

```

**Figure 18: Instantiation of GTH transceiver wizard (ii)**

- The Constraint file (.xdc) provided in the design is for Xilinx Zynq Ultrascale+ development Board and should be changed for custom boards.
- Give the required clock, Pin/IO constraints for SATA 3.0 Host Controller in the .xdc file and compile the custom design with SATA 3.0 Host Controller IP.

## **4 Implementation Details**

### **4.1 Clock Domain**

In SATA 3.0 Host Controller, the actual system clock was 300MHz and it was coming from the Zynq Ultrascale+ MPSoC Development kit. But the design required only 150MHz clock so clocking wizard to be added for generating a 150MHz output clock. This output clock was given to the GTH transceiver wizard and the `gtwiz_userclk_tx_usrclk2_out` of GTH transceiver wizard was used in the all other modules of SATA 3.0 Host Controller design.

## 4.2 Constraints

Figure 18 shows the pin constraints in the .xdc file of SATA 3.0 Host Controller design

```
##### Clock Constraints for ZCU102 #####
create_clock -period 6.666 [get_ports TILE0_REFCLK_PAD_P_IN]
create_clock -period 3.333 [get_ports sysclk_p_i]

### Constraints ZCU102 for SATA 3.0 Host Controller ### HPC1
set_property PACKAGE_PIN AL8 [get_ports sysclk_p_i]
set_property PACKAGE_PIN AM13 [get_ports sys_reset_in]
set_property PACKAGE_PIN G28 [get_ports TILE0_REFCLK_PAD_N_IN]
set_property PACKAGE_PIN G27 [get_ports TILE0_REFCLK_PAD_P_IN]
set_property PACKAGE_PIN E31 [get_ports RXPO_IN]
set_property PACKAGE_PIN E32 [get_ports RXNO_IN]
set_property PACKAGE_PIN F29 [get_ports TXPO_OUT]
set_property PACKAGE_PIN F30 [get_ports TXNO_OUT]
set_property PACKAGE_PIN E13 [get_ports uart_rxd]
set_property PACKAGE_PIN F13 [get_ports uart_txd]

set_property IOSTANDARD DIFF_SSTL12 [get_ports sysclk_p_i]
set_property IOSTANDARD LVCMOS33 [get_ports sys_reset_in]
set_property IOSTANDARD LVCMOS33 [get_ports uart_rxd]
set_property IOSTANDARD LVCMOS33 [get_ports uart_txd]
```

**Figure 19: Constraints of SATA 3.0 Host Controller**

## 5 Design modification to be done for Custom Board

- Update the FPGA part number/board according to the FPGA device used
- Update the complete design for the selected FPGA device
- Updated the Transceiver wizard for the selected board.
- Update the pin constraints for SATA interface, clock, reset and UART pins
- Update the clock constraint according to the input clock frequency for the selected FPGA device
- Recompile the design to generate the new binaries and use the XSA file to create the new application project in Vitis

## 6 Resource Utilization

The table below shows the resource utilization summary for Zynq Ultrascale+ MPSoC development kit for SATA 3.0 Host Controller IP.

**Table 2 :Resource Utilization for Zynq Ultrascale+ MPSoC development Kit device.**

<b>Resource</b>	<b>Utilization</b>	<b>Available</b>
LUT	11592	274080
LUTRAM	1024	144000
FF	14222	548160
BRAM	26.50	912

