

NAND Flash Controller Integration Manual








TABLE OF CONTENTS

1 INTRODUCTION		5
	Purpose	
	SCOPE	
1.3	REFERENCE DOCUMENT	5
1.4	Overview	5
1.5	ACRONYMS AND ABBREVIATIONS	<i>6</i>
2 IF	P CONFIGURATION AND INSTANTIATION	7
2.1	Example design	7
	IP CONFIGURATION	
	STEPS TO INSTANTIATE NAND HOST IP	
3 IN	MPLEMENTATION DETAILS	11
3.1	PARAMETER SETTINGS	11
3.2	Constraints	11
4 F	PGA IMPLEMENTATION	13
4.1	RESOURCE UTILIZATION	13





List of Figures

Figure 1: NAND Flash Controller Block Diagram	5
Figure 2: Block Design Modules of the example design project	
Figure 3: Assign Specific Addresses & Range to ports	8
Figure 4: Design sources where nand_host netlist is instantiated	
Figure 5:Top Module for the example design	
Figure 6: Instantiation of NAND Host IP in NAND Flash Controller module	
Figure 7: Pin Constraints in example design .xdc file	



NAND Flash Controller Integration Manual

List of Tables

Table 1: Acronyms & Abbreviations	6
Table 2: Device Utilization Summary for XC7Z045FFG900-2	3



1 Introduction

1.1 Purpose

The purpose of this document is to describe NAND Flash Controller IP Integration details.

1.2 Scope

This document describes the NAND Flash Controller IP and provides information about IP integration details.

1.3 Reference Document

- NAND Flash Memory Datasheet
 https://datasheetspdf.com/datasheet/MT29F64G08AFAAA.html
- Open NAND Flash Interface Specification
- AMBA® AXITM and ACETM Protocol Specification

1.4 Overview




Figure 1: NAND Flash Controller Block Diagram

NAND Flash Controller defines a standard register set for control and status of the NAND device. iWave Supplies NAND Flash Controller as standalone component in addition to Verilog/VHDL modules



1.5 Acronyms and Abbreviations

Table 1: Acronyms & Abbreviations

Term	Meaning
AXI	Advanced eXtensible Interface
FPGA	Field Programmable Gate Array
DDR	Double Data Rate
HDL	Hardware Description Language
IP	Intellectual Property
irq	Interrupt
ns	Nano seconds
PL	Programmable Logic
PS	Processor System
RTL	Register Transfer Logic
SoC	System On Chip
us	Micro Seconds



2 IP Configuration and Instantiation

2.1 Example design

The NAND flash IP example design mainly consists of,

- 1. **NAND HOST IP:** NAND HOST IP is the design under test and controls the access to the external NAND chip based on the inputs from register set module.
- **2. NAND Wrapper:** This module accepts the commands and data over AXI 4 memory mapped interface and translates them to the user interface of NAND Host
- **3. NAND Register Set:** This module implements register set required for NAND Device control and status information
- **4.** Clock Enable Generator: This module generate clock enable for the NAND Host.
- 5. **Design Wrapper:** This Wrapper module consist of the design units along with the Zynq 7 Processing System.

Note:

- Example design is compiled for XC7Z045FFG900-2 device with Vivado 2019.2 version.
- Example design currently supports dual die.

An example design project is created using Vivado 2019.2, at location ..\iW-EMFEY-Release-1.0\iW- EMFEY -Release-1.0\iW- EMFEY -PF-01-R1.0-REL1.0\iW- EMFEY -FF-01-R1.0\iW- EMFEY -SY-01-R1.0-REL1.0\iW_ EMFEY _ED. The design units that make the Block Design are shown in the figure below:




Figure 2: Block Design Modules of the example design project

Note: Change the assigned addresses in Address Editor tab present along with the block design/Diagram as below

1) For the register access: reg_axi port assign 0x6800_000 as address and range to 8M



2)For the data transfer: data_axi port assign $0x5000_0000$ as address and range to 256M

	data_axi	Reg	0x5000_0000	256M ▼	0x5FFF_FFFF
□□ reg_axi	reg_axi	Reg	0x6800_0000	8M ▼	0x687F_FFFF

Figure 3: Assign Specific Addresses & Range to ports

2.2 IP Configuration

The Nand Flash Host Controller IP includes the netlist file i.e. nand_host.dcp in the design as shown in the figure below




Figure 4: Design sources where nand_host netlist is instantiated

Top Module of the Example design project is the top_test_module that instantiates Nand_flash_controller IP and wrapper file of the block design i.e design_1. Nand_host(.dcp file),register_set,nand_wrapper and clk_en_gen are instantiated in Nand_flash_controller.

Create a top module as shown in Figure below



```
module top_test_module #(
         // NAND Device Timing Parameters
          parameter TPWR = 20'd1000 ,
parameter TRST = 20'd50000 ,
parameter TR_ECC = 20'd7000 ,
parameter TR = 20'd7000 ,
parameter TPROG = 20'd60000 ,
parameter TBERS = 20'd300000 ,
parameter TWB = 20'd100 ,

        parameter TFEAT
        = 20'd100

        parameter TWHR
        = 20'd20

        parameter TCCS
        = 20'd20

             // NAND Device Page Parameters
             parameter DEV_PG_SIZE = 13'h2000 , // Page Size 8K
             parameter DEV_OOB_SIZE = 09'h1C0
                                                                                                                                                                     // Spare Size 440 bytes
          //PS DDR Signals
                                                                                     DDR_add
DDR_ba,
                 inout [14:0]
                                                                                                      DDR addr,
                 inout [2:0]
                  inout
                                                                                                        DDR cas n,
                 inout
                                                                                                     DDR ck n,
                 inout
                                                                                                  DDR_ck_p,
                  inout
                                                                                                       DDR cke,
                                                                                                 DDR cs n,
                 inout
                inout [3:0] DDR_dm,
inout [31:0] DDR_dq,
inout [3:0] DDR_dqs_n,
inout [3:0] DDR_dqs_p,
                   inout
                                                                                                        DDR_odt,
                                                                                                  DDR ras n,
                 inout
                 inout
                                                                                                  DDR reset n,
                inout
inout
FIXED_IO_ddr_vrn,
inout
FIXED_IO_ddr_vrp,
inout
FIXED_IO_mio,
FIXED_IO_ps_clk,
FIXED_IO_ps_porb,
                                                         FIXED_IO_ps_clk,
FIXED_IO_ps_porb,
                  inout
                                                                                                       FIXED_IO_ps_srstb,
                  inout
                  //NAND Flash Interface
                                                                                                                                                                                     , // RDY/BSY#
                 input nand_r_b_0_n_i
                input
input
input
nand r b 0 n i
input
nand r b 1 n i
nand r
```

Figure 5:Top Module for the example design

2.3 Steps to Instantiate NAND HOST IP

- 1. Instantiate the Nand Host IP in the NAND Flash Controller with the IO signals of Nand Host IP as shown in Figure 6.
- 2. Instantiate the NAND Flash Controller IP and the generated Block Design Wrapper in the top module of the example design.
- 3. Make Signal connections between the NAND Flash Controller and the block diagram wrapper in the top_test_module of the example design.

Figure 6: Instantiation of NAND Host IP in NAND Flash Controller module

- 4. Give the pin constraint for NAND interface using .xdc file as shown in Figure 7.
- 5. Save the project and Generate the Bit stream file.



3 Implementation Details

3.1 Parameter Settings

NAND IP consists of several parameters. These are to be set before compiling the project. The values of the parameters can be found from the NAND Datasheet. Following are the parameters required by the NAND Host Controller.

TPWR : Power-On Recovery Time
 TRST : Device Resetting Time

TR_ECC : Data Transfer Time Flash Array to Data Register, Internal ECC Enabled
 TR : Data Transfer Time Flash Array to Data Register, Internal ECC Disabled

5. TPROG : PROGRAM PAGE Operation Time6. TBERS : BLOCK ERASE Operation Time

7. TWB :WE# HIGH to Busy

8. TFEAT :Busy Time for FEATURES command operations

9. TWHR :WE# HIGH to RE# LOW 10. TCCS :Column Address Set Time

11. DEV_PG_SIZE :Page size of the NAND device

12. DEV_OOB_SIZE:OOB size of the NAND device

Most of the parameters are given as the maximum time; these have to be considered as it is. Parameters given with minimum time, additionally consider a buffer time of 50-100ns. Get the values of the timing parameters (ns or us) from the datasheet and using the following example apply all the values to the above parameters. Consider the TRST time, in datasheet this time is defined as 500us (MAX). Based on the clock configured say, it is 100MHz (10ns). Then set the TRST parameter with value = 500us/10ns = 50000d If clock configured is 50MHz(20ns), set the TRST as 500us/20ns = 25000d, Similarly other parameters are to be added before compilation, in the file top test module.v.

NOTE: All the above parameters should be with respect to the frequency of 100MHz and values shown is for Micron MT29F64G08AFAAA part.

3.2 Constraints

Following figure shows the example pin and IO standard constraints.

NAND Flash Controller Integration Manual

```
set property PACKAGE PIN AC24 [get ports nand r b 0 n i]
set property PACKAGE PIN AH22 [get ports nand r b 1 n i]
set property PACKAGE PIN AG24 [get ports nand ce 0 n o]
set property PACKAGE_PIN AG25 [get ports nand_ce_1_n_o]
set property PACKAGE PIN AD24 [get ports nand re n o]
set property PACKAGE PIN AD21 [get ports nand we n o]
set property PACKAGE PIN AF23 [get ports nand cle o]
set property PACKAGE PIN AF24 [get ports nand ale o]
set property PACKAGE PIN AE21 [get ports nand wp n o]
set property PACKAGE PIN AG20 [get ports {nand data io[7]}]
set property PACKAGE PIN AF20 [get ports {nand data io[6]}]
set property PACKAGE PIN AH21 [get ports {nand data io[5]}]
set property PACKAGE PIN AG21 [get ports {nand data io[4]}]
set property PACKAGE_PIN AF22 [get ports {nand_data_io[3]}]
set property PACKAGE PIN AE22 [get ports {nand data io[2]}]
set property PACKAGE PIN AE23 [get ports {nand data io[1]}]
set property PACKAGE_PIN AD23 [get ports {nand_data_io[0]}]
set property IOSTANDARD LVCMOS33 [get ports nand_r_b_0_n_i]
set property IOSTANDARD LVCMOS33 [get ports nand_r_b_1_n_i]
set property IOSTANDARD LVCMOS33 [get ports nand ce 0 n o]
set property IOSTANDARD LVCMOS33 [get ports nand ce 1 n o]
set property IOSTANDARD LVCMOS33 [get ports nand_re_n_o]
set property IOSTANDARD LVCMOS33 [get ports nand we n o]
set property IOSTANDARD LVCMOS33 [get ports nand_cle_o]
set property IOSTANDARD LVCMOS33 [get ports nand_ale_o]
set property IOSTANDARD LVCMOS33 [get ports nand wp n o]
set property IOSTANDARD LVCMOS33 [get ports {nand data io[0]}]
set property IOSTANDARD LVCMOS33 [get ports {nand_data_io[1]}]
set property IOSTANDARD LVCMOS33 [get ports {nand data io[2]}]
set property IOSTANDARD LVCMOS33 [get ports {nand_data_io[3]}]
set property IOSTANDARD LVCMOS33 [get ports {nand_data_io[4]}]
set property IOSTANDARD LVCMOS33 [get ports {nand data io[5]}]
set property IOSTANDARD LVCMOS33 [get ports {nand data io[6]}]
set property IOSTANDARD LVCMOS33 [get ports {nand_data_io[7]}]
```

Figure 7: Pin Constraints in example design .xdc file

NOTE:

These constraints are in accordance to example design for XC7Z045FFG900-2 FPGA device. Please change the pin constraints for NAND interface for other custom board. Also define the constraints for clock, reset and UART pins accordingly if required for custom board.

GPIO Pins can be used in .xdc file if required as shown in Figure 7.



4 FPGA Implementation

4.1 Resource Utilization

The table below shows the utilization summary from the implementation of NAND Flash Host Controller for Zynq-7000 SoC FPGA device with part number XC7Z045FFG900-2.

Table 2: Device Utilization Summary for XC7Z045FFG900-2

Resource	Utilization	Available
LUT	3096	218600
FF	2235	437200
BRAM	13	545